Huawei unveils plan for 1.4nm chip density as US sanctions persist
Summary
Huawei Technologies has announced ambitious plans to achieve 1.4-nanometre (nm) equivalent transistor density in its semiconductors by 2031, aiming to close the gap with global leading-edge chip manufacturing despite ongoing US sanctions. The company unveiled this target at a Shanghai symposium, introducing the Tau (τ) Scaling Law, also known as "Her's Law." This new principle shifts focus from traditional geometric scaling (Moore's Law) to reducing data and signal propagation time across computing systems, addressing physical limits as transistors become only a few atoms wide. Huawei claims to have designed and mass-produced 381 chips based on this law over the past six years. A key component of this approach is the LogicFolding architecture, which increases transistor density, improves energy efficiency, and reduces signal delays through multi-level optimization. LogicFolding is slated for introduction in Huawei's Kirin chips by late 2026.
Key takeaway
For AI Hardware Engineers designing next-generation processors, Huawei's Tau (τ) Scaling Law and LogicFolding architecture signal a critical shift from purely geometric scaling. You should evaluate how reducing data and signal propagation time, rather than just transistor size, impacts your design methodologies and performance targets. Consider exploring multi-level optimization strategies across device, circuit, chip, and system levels to achieve higher density and energy efficiency, especially for chips planned for late 2026 and beyond.
Key insights
Tau (τ) Scaling Law shifts chip design focus from geometric shrinking to reducing data propagation time.
Principles
- Beyond geometric scaling, physical challenges demand new approaches.
- Optimizing signal propagation time is key for advanced chip performance.
- Openness and collaboration are essential for semiconductor industry progress.
Method
The Tau (τ) Scaling Law approach involves LogicFolding architecture to increase transistor density, improve energy efficiency, and reduce signal delays by optimizing device, circuit, chip, and system design.
In practice
- Implement LogicFolding architecture for multi-level design optimization.
- Focus on reducing data and signal propagation time in chip designs.
Topics
- Semiconductor Manufacturing
- Chip Design
- Tau Scaling Law
- LogicFolding Architecture
- Kirin Chips
- Transistor Density
Best for: AI Hardware Engineer, AI Architect, Tech Journalist
Related on AIssential
Editorial summary, takeaway, and curation by AIssential. Original article published by Tech Monitor.