PolyQ: Codesigning End-to-End Quantization Framework for Scalable Edge CPU LLM Inference
Summary
PolyQ is a novel CPU-oriented compiler/quantization co-design framework designed for scalable edge CPU LLM inference. It addresses the limitations of existing low-bit quantization methods on CPUs by enabling activation-aware, channel-wise bit allocation under a user-specified average-bit budget, using bit-widths from {2,3,4,8,16}. PolyQ's compile-time model compiler permutes and clusters channels into bit-homogeneous blocks, generates SIMD- and LUT-compatible kernels, and merges compatible permutations to optimize runtime efficiency. This approach facilitates practical fractional-bit deployment for CPU-only inference. Benchmarking on Falcon-H1-3B, Llama2-13B, and Qwen3-32B on WikiText-2 shows PolyQ improves perplexity by 2.4-32.1% over prior methods at a 3-bit target. End-to-end measurements on workstation, laptop, and mobile CPUs demonstrate up to 70.8% reduction in activation reorder traffic, proportional scaling of prefill latency and decode throughput, and energy/token overhead below 2%.
Key takeaway
For Machine Learning Engineers optimizing LLM deployment on edge CPUs, PolyQ offers a practical path to fractional-bit quantization. You should consider this co-design approach to achieve significant perplexity improvements (2.4-32.1% at 3-bit) and reduce activation reorder traffic by up to 70.8%. This enables more efficient and predictable LLM inference on diverse CPU targets, including mobile devices, without substantial energy overhead.
Key insights
PolyQ enables practical, efficient fractional-bit LLM inference on diverse edge CPUs through compiler/quantization co-design.
Principles
- Co-designing compiler and quantization optimizes CPU efficiency.
- Channel-wise bit allocation improves low-bit LLM quality.
- Layout regularization reduces activation reorder traffic.
Method
PolyQ assigns per-channel bit-widths from {2,3,4,8,16} then uses a compile-time model compiler to permute, cluster channels, and generate SIMD/LUT kernels, merging permutations for efficient CPU execution.
In practice
- Deploy fractional-bit LLMs on edge CPUs.
- Achieve 2.4-32.1% perplexity gains at 3-bit.
- Reduce activation reorder traffic by up to 70.8%.
Topics
- LLM Inference
- Edge Computing
- CPU Optimization
- Quantization
- Compiler Co-design
- Fractional-bit Quantization
Best for: NLP Engineer, AI Scientist, Research Scientist, AI Hardware Engineer, Machine Learning Engineer, AI Engineer
Related on AIssential
See Counsel's argued verdicts on the open AI decisions leaders are weighing →
Editorial summary, takeaway, and curation by AIssential. Original article published by Machine Learning.