TSMC 3-nm Upgrade in Japan to Catch up With Demand

· Source: Big Data & AI News - EE Times · Field: Technology & Digital — Artificial Intelligence & Machine Learning, Emerging Technologies & Innovation, Robotics & Autonomous Systems · Depth: Novice, short

Summary

TSMC plans to upgrade its second fab near Kumamoto, Japan, to 3-nm manufacturing technology, shifting from its original 6-nm design. This move, announced by CEO C.C. Wei, aims to address the surging global demand for AI chips. Analysts estimate the upgrade could cost up to $20 billion, contributing to TSMC's record capital expenditure budget of $52 to $56 billion for this year. While Japan accounts for only about 7% of TSMC's business, the country is actively investing in advanced chip production, with the Japanese government expected to provide significant funding. Key customers like Renesas and Socionext are anticipated, and the facility may support 2-nm and 1.4-nm nodes in the future, with volume shipments expected by 2028.

Key takeaway

For Directors of AI/ML evaluating future chip supply, TSMC's $20 billion 3-nm fab upgrade in Japan signals a strategic expansion to meet global AI demand, with volume shipments projected by 2028. This development, alongside Japan's broader investment in advanced chip production, suggests a diversifying supply chain for cutting-edge silicon. You should factor this increased capacity into your long-term procurement strategies, especially for high-performance AI and ADAS chips.

Key insights

TSMC is upgrading its Japan fab to 3-nm to meet global AI chip demand, supported by Japanese government investment.

Principles

In practice

Topics

Best for: Director of AI/ML, Investor, Business Analyst

Related on AIssential

Open in AIssential →

Editorial summary, takeaway, and curation by AIssential. Original article published by Big Data & AI News - EE Times.