The Energy Barrier Reshaping AI Hardware

· Source: Big Data & AI News - EE Times · Field: Technology & Digital — Artificial Intelligence & Machine Learning, Emerging Technologies & Innovation, Cloud Computing & IT Infrastructure · Depth: Expert, medium

Summary

At Leti Innovation Days 2026, researchers highlighted energy efficiency as the critical constraint reshaping AI hardware roadmaps. Jean-René Lèquepeys of CEA-Leti and Stephan Guttowski from FMD emphasized that scaling computing systems demands rethinking design to avoid unsustainable energy costs. For large AI systems, data movement, including memory access and interconnects, accounts for a significant portion of energy consumption—estimated at 40% and 30% respectively for LLM workloads, with compute at 10%. Solutions involve shortening data paths through technologies like high-bandwidth memory (HBM), 3D integration, near-memory computing, and optical communication, which offers 3-10 picojoules per bit for silicon photonics. Efficient power delivery, particularly the 54V DC to 0.7V DC conversion, requires innovation in wide-bandgap materials. The consensus points to system-technology co-optimization (STCO) across 15 technology areas, integrating processors, memory, interconnects, packaging, power delivery, and cooling to optimize total system energy.

Key takeaway

For AI Hardware Engineers and Architects designing next-generation systems, your focus must shift beyond raw compute power to holistic energy efficiency. Prioritize system-technology co-optimization (STCO) to integrate memory, interconnects, power delivery, and cooling from the outset. This approach is crucial for economic viability and sustainable scaling, as data movement and power conversion losses increasingly constrain performance and drive up operational costs in large AI deployments.

Key insights

AI hardware scaling is now primarily limited by energy consumption, driven by data movement and power delivery.

Principles

Method

Adopt system-technology co-optimization (STCO) by integrating electrical, thermal, mechanical, and geometric design across 15 technology areas, connecting existing CAD tools via shared data interfaces.

In practice

Topics

Best for: CTO, VP of Engineering/Data, Director of AI/ML, AI Hardware Engineer, AI Architect, Research Scientist

Related on AIssential

Open in AIssential →

Editorial summary, takeaway, and curation by AIssential. Original article published by Big Data & AI News - EE Times.